"Rapid Cycle-Accurate Simulator for High-Level Synthesis."

Yuze Chi et al. (2019)

> Home

Details and statistics

DOI: 10.1145/3289602.3293918

access: closed

type: Conference or Workshop Paper

metadata version: 2020-08-05

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/fpga/ChiCCW19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fpga/ChiCCW19
Yuze Chi, Young-kyu Choi, Jason Cong, Jie Wang:
Rapid Cycle-Accurate Simulator for High-Level Synthesis. FPGA 2019: 178-183

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.