"Latency Insensitivity Testing for Dataflow HLS Designs."

Jianyi Cheng et al. (2025)

> Home

Details and statistics

DOI: 10.1145/3706628.3708872

access: closed

type: Conference or Workshop Paper

metadata version: 2025-03-07

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/fpga/ChengWJBS25
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fpga/ChengWJBS25
Jianyi Cheng, Lianghui Wang, Zijian Jiang, Yungang Bao, Kan Shi:
Latency Insensitivity Testing for Dataflow HLS Designs. FPGA 2025: 199-210

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.