"Binding Hardware IPs to Specific FPGA Device via Inter-twining the PUF ..."

Jiliang Zhang et al. (2013)

> Home

Details and statistics

DOI: 10.1109/FCCM.2013.12

access: closed

type: Conference or Workshop Paper

metadata version: 2024-05-07

- view
  authority control:
- export record
  dblp key:
  - conf/fccm/ZhangLLCCZB13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fccm/ZhangLLCCZB13
Jiliang Zhang, Yaping Lin, Yongqiang Lu, Ray C. C. Cheung, Wenjie Che, Qiang Zhou, Jinian Bian:
Binding Hardware IPs to Specific FPGA Device via Inter-twining the PUF Response with the FSM of Sequential Circuits. FCCM 2013: 227

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.