"SMART: High-Performance SAR ATR Through Model-Architecture Co-Design on FPGA."

Sachini Wickramasinghe et al. (2025)

Details and statistics

DOI: 10.1109/FCCM62733.2025.00042

access: closed

type: Conference or Workshop Paper

metadata version: 2025-06-16

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.