"FPGA Implementation of a Low Latency and High SFDR Direct Digital ..."

N. Fajar R. Annafianto et al. (2020)

> Home

Details and statistics

DOI: 10.1109/EWDTS50664.2020.9225029

access: closed

type: Conference or Workshop Paper

metadata version: 2025-04-29

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/ewdts/AnnafiantoJBUBP20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ewdts/AnnafiantoJBUBP20
N. Fajar R. Annafianto, M. V. Jabir, I. A. Burenkov, H. Fatih Ugurdag, Abdella Battou, Sergey V. Polyakov:
FPGA Implementation of a Low Latency and High SFDR Direct Digital Synthesizer for Resource-Efficient Quantum-Enhanced Communication. EWDTS 2020: 1-8

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.