"Loop optimization with tradeoff between cycle count and code size for DSP ..."

Bogong Su et al. (2004)

> Home

Details and statistics

DOI: —

access: closed

type: Conference or Workshop Paper

metadata version: 2021-08-09

- view
  - electronic edition @ ieee.org
- export record
  dblp key:
  - conf/eusipco/SuWRHM04
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/eusipco/SuWRHM04
Bogong Su, Jian Wang, Rafi Rabipour, Erh-Wen Hu, Joseph B. Manzano:
Loop optimization with tradeoff between cycle count and code size for DSP applications. EUSIPCO 2004: 1357-1360

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.