"Accelerating Online Change-Point Detection Algorithm Using 10 GbE FPGA NIC."

Takuma Iwata et al. (2018)

> Home

Details and statistics

DOI: 10.1007/978-3-030-10549-5_40

access: closed

type: Conference or Workshop Paper

metadata version: 2019-01-08

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/europar/IwataNTM18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/europar/IwataNTM18
Takuma Iwata, Kohei Nakamura, Yuta Tokusashi, Hiroki Matsutani:
Accelerating Online Change-Point Detection Algorithm Using 10 GbE FPGA NIC. Euro-Par Workshops 2018: 506-517

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.