"Pipeline Architecture of Specialized Reconfigurable Processors in FPGA ..."

Kazimierz Wiatr (1998)

> Home

Details and statistics

DOI: 10.1109/EURMIC.1998.711787

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/euromicro/Wiatr98
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/euromicro/Wiatr98
Kazimierz Wiatr:
Pipeline Architecture of Specialized Reconfigurable Processors in FPGA Structures for Real-Time Image Pre-Processing. EUROMICRO 1998: 10131-10138

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.