"A Semantic Model of VHDL for Validating Rewriting Algebras."

Sheetanshu L. Pandey, Kothanda R. Subramanian, Philip A. Wilsey (1996)

> Home

Details and statistics

DOI: 10.1109/EURMIC.1996.546379

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/euromicro/PandeySW96
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/euromicro/PandeySW96
Sheetanshu L. Pandey, Kothanda R. Subramanian, Philip A. Wilsey:
A Semantic Model of VHDL for Validating Rewriting Algebras. EUROMICRO 1996: 167-176

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.