Stop the war!
Остановите войну!
for scientists:
default search action
"Timing constraint specification and synthesis in behavioral VHDL."
Petru Eles et al. (1995)
- Petru Eles, Krzysztof Kuchcinski, Zebo Peng, Alexa Doboli:
Timing constraint specification and synthesis in behavioral VHDL. EURO-DAC 1995: 452-457
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.