"Electrical modelling of lossy on-chip multilevel interconnecting lines."

K. Z. Dimopoulos, John N. Avaritsiotis, S. J. White (1991)

> Home

Details and statistics

DOI: —

access: closed

type: Conference or Workshop Paper

metadata version: 2015-11-17

- view
  - electronic edition @ acm.org
- export record
  dblp key:
  - conf/eurodac/DimopoulosAW91
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/eurodac/DimopoulosAW91
K. Z. Dimopoulos, John N. Avaritsiotis, S. J. White:
Electrical modelling of lossy on-chip multilevel interconnecting lines. EURO-DAC 1991: 106-110

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.