"A 1.8V 100mW 12-bits 80Msample/s two-step ADC in 0.18-μm CMOS."

Amir Zjajo, Hendrik van der Ploeg, Maarten Vertregt (2003)

> Home

Details and statistics

DOI: 10.1109/ESSCIRC.2003.1257117

access: closed

type: Conference or Workshop Paper

metadata version: 2023-07-04

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/esscirc/ZjajoPV03
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/esscirc/ZjajoPV03
Amir Zjajo, Hendrik van der Ploeg, Maarten Vertregt:
A 1.8V 100mW 12-bits 80Msample/s two-step ADC in 0.18-μm CMOS. ESSCIRC 2003: 241-244

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.