"A 47.5MHz BW 4.7mW 67dB SNDR Ringamp Based Discrete-Time Delta Sigma ADC."

Lucas Moura Santana et al. (2021)

Details and statistics

DOI: 10.1109/ESSCIRC53450.2021.9567814

access: closed

type: Conference or Workshop Paper

metadata version: 2022-10-02

a service of  Schloss Dagstuhl - Leibniz Center for Informatics