"A 9.1-12.7 GHz VCO in 28nm CMOS with a bottom-pinning bias technique for ..."

Benjamin P. Hershberg et al. (2014)

> Home

Details and statistics

DOI: 10.1109/ESSCIRC.2014.6942027

access: closed

type: Conference or Workshop Paper

metadata version: 2018-11-02

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/esscirc/HershbergRVC14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/esscirc/HershbergRVC14
Benjamin P. Hershberg, Kuba Raczkowski, Kristof Vaesen, Jan Craninckx:
A 9.1-12.7 GHz VCO in 28nm CMOS with a bottom-pinning bias technique for digital varactor stress reduction. ESSCIRC 2014: 83-86

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.