"Scalable 0.35V to 1.2V SRAM bitcell design from 65nm CMOS to 28nm FDSOI."

Fady Abouzeid et al. (2013)

Details and statistics

DOI: 10.1109/ESSCIRC.2013.6649108

access: closed

type: Conference or Workshop Paper

metadata version: 2022-04-09

a service of  Schloss Dagstuhl - Leibniz Center for Informatics