"A Novel Multi-Speed, Power Saving Architecture for SiGe HBT FPGA."

Jong-Ru Guo et al. (2003)

> Home

Details and statistics

DOI: —

access: unavailable

type: Conference or Workshop Paper

metadata version: 2024-02-29

- no documents available
- export record
  dblp key:
  - conf/ersa/GuoYCZYHKM03
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ersa/GuoYCZYHKM03
Jong-Ru Guo, Chao You, Michael Chu, Kuan Zhou, Young Uk Yim, Robert W. Heikaus, Russell P. Kraft, John F. McDonald:
A Novel Multi-Speed, Power Saving Architecture for SiGe HBT FPGA. Engineering of Reconfigurable Systems and Algorithms 2003: 181-187

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.