"A Pipelined Multi-Tiered Hardware Acceleration Approach Towards Content ..."

Shunjun Qian et al. (2021)

> Home

Details and statistics

DOI: 10.1145/3501409.3501638

access: closed

type: Conference or Workshop Paper

metadata version: 2023-08-04

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/eitce/QianHWYBS21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/eitce/QianHWYBS21
Shunjun Qian, Yendo Hu, Yiliang Wu, Weijie Yang, Xue Bai, Rui Shao:
A Pipelined Multi-Tiered Hardware Acceleration Approach Towards Content Addressable Binary Arithmetic. EITCE 2021: 1297-1302

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.