"High-speed dynamic dual-rail ultra low voltage static CMOS logic operating ..."

Omid Mirmotahari et al. (2016)

Details and statistics

DOI: 10.1109/DTIS.2016.7483898

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-22

a service of  Schloss Dagstuhl - Leibniz Center for Informatics