![](https://dblp.uni-trier.de/img/logo.320x120.png)
![search dblp search dblp](https://dblp.uni-trier.de/img/search.dark.16x16.png)
![search dblp](https://dblp.uni-trier.de/img/search.dark.16x16.png)
default search action
"Design of an ultra-low power 32-bit adder operating at subthreshold ..."
Mohsen Jafari et al. (2013)
- Mohsen Jafari, Mohsen Imani, Mohammad Ansari, Morteza Fathipour, Nader Sehatbakhsh:
Design of an ultra-low power 32-bit adder operating at subthreshold voltages in 45-nm FinFET. DTIS 2013: 167-168
![](https://dblp.uni-trier.de/img/cog.dark.24x24.png)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.