"A web EDA tool for the automatic generation of synthesizable VHDL ..."

Minas Dasygenis (2014)

Details and statistics

DOI: 10.1109/DTIS.2014.6850659

access: closed

type: Conference or Workshop Paper

metadata version: 2020-10-25

a service of  Schloss Dagstuhl - Leibniz Center for Informatics