"Using Timing-Driven Inter-FPGA Routing for Multi-FPGA Prototyping Exploration."

Umer Farooq et al. (2016)

> Home

Details and statistics

DOI: 10.1109/DSD.2016.93

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-23

- view
  authority control:
- export record
  dblp key:
  - conf/dsd/FarooqCACRKM16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dsd/FarooqCACRKM16
Umer Farooq, Roselyne Chotin-Avot, Muhammad Moazam Azeem, Zouha Cherif, Maminionja Ravoson, Saqib Khan, Habib Mehrez:
Using Timing-Driven Inter-FPGA Routing for Multi-FPGA Prototyping Exploration. DSD 2016: 641-645

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.