"A Fault Model to Detect Design Errors in Combinational Circuits."

Puneet Ramesh Savanur, Spyros Tragoudas (2021)

> Home

Details and statistics

DOI: 10.1109/DFT52944.2021.9568351

access: closed

type: Conference or Workshop Paper

metadata version: 2021-10-22

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/dft/SavanurT21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dft/SavanurT21
Puneet Ramesh Savanur, Spyros Tragoudas:
A Fault Model to Detect Design Errors in Combinational Circuits. DFT 2021: 1-4

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.