"Layout Level Design for Testability Strategy Applied to a CMOS Cell Library."

M. Rullán et al. (1993)

Details and statistics

DOI:

access: unavailable

type: Conference or Workshop Paper

metadata version: 2017-09-20