"Full chip false timing path identification: applications to the PowerPCTM ..."

Jing Zeng et al. (2001)

> Home

Details and statistics

DOI: 10.1109/DATE.2001.915072

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/date/ZengABA01
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/date/ZengABA01
Jing Zeng, Magdy S. Abadir, Jayanta Bhadra, Jacob A. Abraham:
Full chip false timing path identification: applications to the PowerPCTM microprocessors. DATE 2001: 514-519

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.