"A Power and Performance Model for Network-on-Chip Architectures."

Nilanjan Banerjee, Praveen Vellanki, Karam S. Chatha (2004)

> Home

Details and statistics

DOI: 10.1109/DATE.2004.1269067

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/date/BanerjeeVC04
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/date/BanerjeeVC04
Nilanjan Banerjee, Praveen Vellanki, Karam S. Chatha:
A Power and Performance Model for Network-on-Chip Architectures. DATE 2004: 1250-1255

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.