Stop the war!

Остановите войну!

for scientists:

default search action

combined dblp search
author search
venue search
publication search

ask others

"Simulation of the effects of timing jitter in track-and-hold and ..."

Vinita Vasudevan (2005)

> Home

Details and statistics

DOI: 10.1145/1065579.1065685

access: closed

type: Conference or Workshop Paper

metadata version: 2021-08-25

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/dac/Vasudevan05
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dac/Vasudevan05
Vinita Vasudevan:
Simulation of the effects of timing jitter in track-and-hold and sample-and-hold circuits. DAC 2005: 397-402

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.