"Efficient Sparse Matrix Factorization for Circuit Simulation on Vector ..."

P. Sadayappan, V. Visvanathan (1989)

> Home

Details and statistics

DOI: 10.1145/74382.74386

access: closed

type: Conference or Workshop Paper

metadata version: 2018-11-06

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/dac/SadayappanV89
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dac/SadayappanV89
P. Sadayappan, V. Visvanathan:
Efficient Sparse Matrix Factorization for Circuit Simulation on Vector Supercomputers. DAC 1989: 13-18

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.