"CSTrans-OPU: An FPGA-based Overlay Processor with Full Compilation for ..."

Yueyin Bai et al. (2024)

> Home

Details and statistics

DOI: 10.1145/3649329.3657325

access: closed

type: Conference or Workshop Paper

metadata version: 2024-11-30

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/dac/BaiZLWZW0024
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dac/BaiZLWZW0024
Yueyin Bai, Keqing Zhao, Yang Liu, Hongji Wang, Hao Zhou, Xiaoxing Wu, Jun Yu, Kun Wang:
CSTrans-OPU: An FPGA-based Overlay Processor with Full Compilation for Transformer Networks via Sparsity Exploration. DAC 2024: 263:1-263:6

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.