"An FPGA Architecture for ASIC-FPGA Co-design to Streamline Processing of IDSs."

Tomoaki Sato et al. (2016)

Details and statistics

DOI: 10.1109/CTS.2016.0079

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-24

a service of  Schloss Dagstuhl - Leibniz Center for Informatics