"Delay-Reduced Combinational Logic Synthesis using Multiplexers."

Rekha K. James et al. (2006)

> Home

Details and statistics

DOI: —

access: unavailable

type: Conference or Workshop Paper

metadata version: 2019-12-03

- no documents available
- export record
  dblp key:
  - conf/csreaESA/JamesKJS06
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/csreaESA/JamesKJS06
Rekha K. James, Shahana Thottathikkulam Kassim, K. Poulose Jacob, Sreela Sasi:
Delay-Reduced Combinational Logic Synthesis using Multiplexers. ESA 2006: 105-110

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.