"Performance Evaluation of RISC-Based Memory-Centric Processor Architecture."

Danijela Efnusheva (2020)

> Home

Details and statistics

DOI: 10.1007/978-3-030-51974-2_13

access: closed

type: Conference or Workshop Paper

metadata version: 2021-10-14

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/csoc/Efnusheva20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/csoc/Efnusheva20
Danijela Efnusheva:
Performance Evaluation of RISC-Based Memory-Centric Processor Architecture. CSOC (3) 2020: 147-163

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.