"Integrating Side Channel Security in the FPGA Hardware Design Flow."

Alessandro Barenghi et al. (2020)

> Home

Details and statistics

DOI: 10.1007/978-3-030-68773-1_13

access: closed

type: Conference or Workshop Paper

metadata version: 2021-02-11

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/cosade/BarenghiBFPZ20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/cosade/BarenghiBFPZ20
Alessandro Barenghi, Matteo Brevi, William Fornaciari, Gerardo Pelosi, Davide Zoni:
Integrating Side Channel Security in the FPGA Hardware Design Flow. COSADE 2020: 275-290

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.