"High speed efficient FPGA implementation of pipelined AES S-Box."

Soufiane Oukili, Seddik Bri, A. V. Senthil Kumar (2016)

> Home

Details and statistics

DOI: 10.1109/CIST.2016.7805015

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-25

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/cist/OukiliBK16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/cist/OukiliBK16
Soufiane Oukili, Seddik Bri, A. V. Senthil Kumar:
High speed efficient FPGA implementation of pipelined AES S-Box. CIST 2016: 901-905

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.