"A customized design of DRAM controller for on-chip 3D DRAM stacking."

Tao Zhang et al. (2010)

> Home

Details and statistics

DOI: 10.1109/CICC.2010.5617465

access: closed

type: Conference or Workshop Paper

metadata version: 2018-09-25

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/cicc/ZhangWFSDXCL10
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/cicc/ZhangWFSDXCL10
Tao Zhang, Kui Wang, Yi Feng, Xiaodi Song, Lian Duan, Yuan Xie, Xu Cheng, Youn-Long Lin:
A customized design of DRAM controller for on-chip 3D DRAM stacking. CICC 2010: 1-4

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.