"A 1V 15.6mW 1-2GHz -119dBc/Hz @ 200kHz clock multiplying DLL."

Sander Gierkink (2008)

Details and statistics

DOI: 10.1109/CICC.2008.4672115

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-17

a service of  Schloss Dagstuhl - Leibniz Center for Informatics