"A 1.6ps peak-INL 5.3ns range two-step digital-to-time converter in 65nm CMOS."

Ahmed Elmallah et al. (2018)

Details and statistics

DOI: 10.1109/CICC.2018.8357042

access: closed

type: Conference or Workshop Paper

metadata version: 2018-05-15

a service of  Schloss Dagstuhl - Leibniz Center for Informatics