"A 8×5 Gb/s source-synchronous receiver with clock generator phase ..."

Ankur Agrawal, Pavan Kumar Hanumolu, Gu-Yeon Wei (2008)

> Home

Details and statistics

DOI: 10.1109/CICC.2008.4672120

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-17

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/cicc/AgrawalHW08
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/cicc/AgrawalHW08
Ankur Agrawal, Pavan Kumar Hanumolu, Gu-Yeon Wei:
A 8×5 Gb/s source-synchronous receiver with clock generator phase error correction. CICC 2008: 459-462

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.