"A High Throughput/Gate AES Hardware Architecture by Compressing Encryption ..."

Rei Ueno et al. (2016)

Details and statistics

DOI: 10.1007/978-3-662-53140-2_26

access: closed

type: Conference or Workshop Paper

metadata version: 2022-10-02

a service of  Schloss Dagstuhl - Leibniz Center for Informatics