"Superscalar Processor Verification Using Efficient Reductions of the Logic ..."

Miroslav N. Velev, Randal E. Bryant (1999)

> Home

Details and statistics

DOI: 10.1007/3-540-48153-2_5

access: closed

type: Conference or Workshop Paper

metadata version: 2022-10-02

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/charme/VelevB99
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/charme/VelevB99
Miroslav N. Velev, Randal E. Bryant:
Superscalar Processor Verification Using Efficient Reductions of the Logic of Equality with Uninterpreted Functions to Propositional Logic. CHARME 1999: 37-53

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.