"Analyzing Fault Models for Reversible Logic Circuits."

Jing Zhong, Jon C. Muzio (2006)

> Home

Details and statistics

DOI: 10.1109/CEC.2006.1688609

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-21

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/cec/ZhongM06
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/cec/ZhongM06
Jing Zhong, Jon C. Muzio:
Analyzing Fault Models for Reversible Logic Circuits. IEEE Congress on Evolutionary Computation 2006: 2422-2427

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.