"A low complexity algorithm for sampling clock-offset compensation in low ..."

Sujit Jos et al. (2016)

> Home

Details and statistics

DOI: 10.1109/CCNC.2016.7444895

access: closed

type: Conference or Workshop Paper

metadata version: 2018-03-20

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/ccnc/JosBSGHPNC16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ccnc/JosBSGHPNC16
Sujit Jos, Kiran Bynam, Chandrashekhar Thejaswi P. S., Ashutosh Deepak Gore, Young-Jun Hong, Changsoon Park, Jinesh P. Nair, Manoj Choudhary:
A low complexity algorithm for sampling clock-offset compensation in low power WPAN receivers. CCNC 2016: 833-836

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.