"An Efficient VHDL Implementation of two Artificial Neural Networks on ..."

Kaveh Sadeghikhah, Lei Zhang, Raman Paranjape (2023)

> Home

Details and statistics

DOI: 10.1109/CCECE58730.2023.10288905

access: closed

type: Conference or Workshop Paper

metadata version: 2024-03-02

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/ccece/SadeghikhahZP23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ccece/SadeghikhahZP23
Kaveh Sadeghikhah, Lei Zhang, Raman Paranjape:
An Efficient VHDL Implementation of two Artificial Neural Networks on Zynq-7000 FPGA. CCECE 2023: 371-376

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.