"A pipelined architecture for user-defined floating-point complex division ..."

Shaobing Huang et al. (2017)

> Home

Details and statistics

DOI: 10.1109/CCECE.2017.7946829

access: closed

type: Conference or Workshop Paper

metadata version: 2018-03-08

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/ccece/HuangYHL17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ccece/HuangYHL17
Shaobing Huang, Li Yu, Fang-Jian Han, Yiwen Luo:
A pipelined architecture for user-defined floating-point complex division on FPGA. CCECE 2017: 1-4

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.