"Design Verification of a Microprocessor Using Branching Time Regular ..."

Kiyoharu Hamaguchi, Hiromi Hiraishi, Shuzo Yajima (1992)

> Home

Details and statistics

DOI: 10.1007/3-540-56496-9_17

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-20

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/cav/HamaguchiHY92
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/cav/HamaguchiHY92
Kiyoharu Hamaguchi, Hiromi Hiraishi, Shuzo Yajima:
Design Verification of a Microprocessor Using Branching Time Regular Temporal Logic. CAV 1992: 206-219

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.