"A High-Performance Single-Chip VLSI Signal Processor Architecture."

Nick Kanopoulos, Peter N. Marinos (1986)

> Home

Details and statistics

DOI: 10.1007/3-540-16766-8_15

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-19

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/awoc/KanopoulosM86
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/awoc/KanopoulosM86
Nick Kanopoulos, Peter N. Marinos:
A High-Performance Single-Chip VLSI Signal Processor Architecture. Aegean Workshop on Computing 1986: 166-179

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.