"Design of delay-verifiable combinational logic by adding extra inputs."

Xiaoming Yu, Yinghua Min (1997)

> Home

Details and statistics

DOI: 10.1109/ATS.1997.643979

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/ats/YuM97
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ats/YuM97
Xiaoming Yu, Yinghua Min:
Design of delay-verifiable combinational logic by adding extra inputs. Asian Test Symposium 1997: 332-

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.