"Multi-level EDT to Reduce Scan Channels in SoC Designs."

Guoliang Li et al. (2012)

Details and statistics

DOI: 10.1109/ATS.2012.70

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

a service of  Schloss Dagstuhl - Leibniz Center for Informatics