Stop the war!

Остановите войну!

for scientists:

default search action

combined dblp search
author search
venue search
publication search

ask others

"On the Determination of Threshold Voltages for CMOS Gates to Facilitate ..."

Kuen-Jong Lee, Jing-Jou Tang, Wern-Yih Duh (1998)

> Home

Details and statistics

DOI: 10.1109/ATS.1998.741600

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/ats/LeeTD98
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ats/LeeTD98
Kuen-Jong Lee, Jing-Jou Tang, Wern-Yih Duh:
On the Determination of Threshold Voltages for CMOS Gates to Facilitate Test Pattern Generation and Fault Simulation. Asian Test Symposium 1998: 113-118

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.