"A New Inter-Core Built-In-Self-Test Circuits for Tri-State Buffers in the ..."

Tetsuji Kishi et al. (2001)

> Home

Details and statistics

DOI: 10.1109/ATS.2001.990332

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/ats/KishiOTK01
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ats/KishiOTK01
Tetsuji Kishi, Mitsuyasu Ohta, Takashi Taniguchi, Hiroshi Kadota:
A New Inter-Core Built-In-Self-Test Circuits for Tri-State Buffers in the System on a Chip. Asian Test Symposium 2001: 462

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.