"An FPGA-based re-configurable functional tester for memory chips."

Jing-Reng Huang et al. (2000)

> Home

Details and statistics

DOI: 10.1109/ATS.2000.893602

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/ats/HuangOCW00
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ats/HuangOCW00
Jing-Reng Huang, Chee-Kian Ong, Kwang-Ting Cheng, Cheng-Wen Wu:
An FPGA-based re-configurable functional tester for memory chips. Asian Test Symposium 2000: 51-57

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.